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A New Switched-Capacitor Boost-Multilevel Inverter
Using Partial Charging
Marco S. W. Chan and K. T. Chau, Senior Member, IEEE
Abstract—In this brief, a new switched-capacitor-boost-multi-
level (SCBM) inverter is proposed and implemented. This inverter
possesses the distinct features of both voltage boost up and near-
sinusoidal staircase output voltage. The key is to utilize partial
charging in such a way that multiple voltage steps per capacitor can
be realized, hence significantly reducing the number of capacitors
for a given number of levels. Based on using only two capacitors,
a 13-level SCBM inverter is designed and analyzed, with emphasis
on assessing its total harmonic distortion. Both simulation and ex-
perimental results are given to confirm the theoretical analysis.
Index Terms—Boost converter, multilevel inverter, partial
charging, switched capacitor.
I. INTRODUCTION
WITH ever-increasing demand on power quality of elec-tric supply, the development of multilevel converters
has taken on an accelerated pace. Multilevel inverters are
composed of an array of power switches and capacitor voltage
sources in such a way that they generate output voltages with
stepped waveforms [1]. They can work with either fundamental
switching frequency or high switching frequency pulsewidth
modulation (PWM) [2], [3]. The fundamental switching fre-
quency multilevel inverters take the definite advantage of
low switching loss since only several commutations of power
devices are performed during one cycle of the output voltages,
whereas the number of levels of the staircase waveforms needs
to be increased so as to achieve low harmonic distortion.
There are three main topologies of multilevel inverters,
namely the diode-clamped multilevel (DCM) one [4], capac-
itor-clamped multilevel (CCM) one [5], and cascaded multicell
multilevel (CMM) one [6]. The DCM inverter is relatively
simple, but needs a large number of diodes to clamp the switch
voltage stress. The CCM inverter is more flexible than the DCM
one, but similarly needs a large number of capacitors to clamp
the voltage. Both the DCM and CCM inverters have a key
drawback that there are no voltage boosting feature, namely the
output peak-to-peak ac voltage must be the same as the input dc
voltage. The CMM inverter is based on the series connection of
single-phase inverters with separate dc sources. So, it can step
up the input dc voltage to produce the ac output with higher
voltage level. However, many isolated dc-dc converters are
required to provide those dc sources.
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Fig. 1. Proposed SCBM inverter topology.
Recently, a cascade-boost-switched-capacitor converter mul-
tilevel inverter (CBSCM) has been proposed [7]. It takes the
advantage that the input dc voltage can be stepped up to pro-
duce a higher ac voltage without requiring isolated dc sources.
However, this CBSCM inverter suffers from the same drawback
of those fundamental switching frequency multilevel inverters.
Namely, in order to achieve low harmonic distortion, the number
of levels needs to be increased, thus resulting in large numbers
of capacitors, switches and diodes.
The purpose of this brief is to develop a new switched-ca-
pacitor-boost-multilevel (SCBM) inverter. It not only retains the
advantageous features of the CBSCM inverter, but also can flex-
ibly increase the number of levels without increasing the num-
bers of capacitors, switches and diodes. Hence, the proposed
inverter can effectively convert a dc battery voltage to a higher
ac voltage for various electric appliances. For exemplification,
a 42-V 13-level SCBM inverter is design and implemented for
automotive electronics [8].
The circuit topology and operating principle of the pro-
posed SCBM inverter will be described in Section II. Then,
in Section III, the design procedure will be elaborated, and
Fourier analysis of the output voltage will be performed. Fi-
nally, PSPICE simulation and experimental verification will be
given in Section IV.
II. PROPOSED INVERTER
A. Circuit Topology
The proposed SCBM inverter is shown in Fig. 1, which con-
sists of three stages—the partial charging stage, the switched ca-
pacitor stage and the inverter stage. Firstly, the partial charging
stage is formed by two switches , , an inductor , and
a diode . It is actually a combination of a buck converter
and a boost converter that allows bidirectional energy flow be-
tween the input dc source and the capacitors. During the first
and third quarters of a cycle of the ac output, it operates as a
buck converter which charges each capacitor to different voltage
levels via . During the second and fourth quarter of a cycle,
1549-7747/$25.00 © 2007 IEEE
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TABLE I
COMPARISON OF MULTILEVEL INVERTERS WITH 13-LEVEL OUTPUT
Fig. 2. Theoretical waveforms.
it operates as a boost converter which discharges the capacitors
step by step via . Secondly, the switched capacitor stage is
formed by five switches , , , , two capacitors
and and two diodes and . Each capacitor is associated
with a pair of switches so that it can be charged and discharged
independently. The switch in between two capacitors func-
tions to properly add up the capacitor voltages to construct the
staircase waveform. So, the number of capacitors and the asso-
ciated switches can be flexibly increased to further increase the
output voltage. Thirdly, the inverter stage is a classical inverter
formed by two pairs of switches , , and , which is
responsible for changing the polarity of the output voltage .
The partially inductive load is represented by and .
It should be noted that the proposed SCBM inverter has a dis-
tinct feature that the number of output levels depends only on
the number of partial charging levels, and is independent of the
number of capacitors. In contrast, the number of output levels
and the number of capacitors are mutually coupled for other
multilevel inverters. Thus, the SCBM inverter can flexibly in-
crease the number of output levels without requiring additional
capacitors and those associated switches and diodes. Taking a
13-level output voltage as an example, the proposed SCBM in-
verter is compared with the aforementioned multilevel inverters
(DCM, CCM, CMM and CBSCM) in terms of the numbers of
capacitors, switches and diodes. As listed in Table I, the pro-
posed inverter takes the definite advantages of minimum hard-
ware count and hence minimum production cost for a given
number of output levels or limit of harmonic distortion.
Fig. 3. Topological modes during positive cycle.
B. Operating Principle
The circuit goes through eight modes of operation per cycle.
The waveforms of the output voltage and the gating signal of
the switches are shown in Fig. 2. The four topological modes
(Mode 1–Mode 4) during the positive cycle are illustrated in
Fig. 3, whereas the other four modes (Mode 5–Mode 8) during
the negative cycle are similar. At , and are completely
discharged at the end of the previous cycle.
1) Mode 1 [ , ]: The partial charging stage works as a
buck converter. Both and are turned on in such a way
that is step-by-step charged to three different voltage levels,
namely , and . The corresponding gating pulses are
applied at the instants , and , and hence the durations are
determined by setting ,
and , respectively. Meanwhile,
and are turned on so that is positive.
2) Mode 2 [ , ]: Similar to Mode 1, and are turned
on in such a way that is step-by-step charged to ,
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and . At the same time, is turned on so that and are
connected in series. The gating pulses are applied at the instants
, and , and the corresponding durations are determined
by , and
, respectively. Again, and are kept on to
provide positive .
3) Mode 3 [ , ]: The partial charging stage works as a
boost converter. Both and are turned on in such a way that
is step-by-step discharged to , , and 0. Since is
still turned on to connect and in series, the durations of
the gating pulses applied at the instants , and are deter-
mined by setting ,
and , respectively. Again, and are
kept on to provide positive .
4) Mode 4 [ , ]: is turned off so that and
are disconnected. Similar to Mode 3, both and are turned
on in such a way that is step-by-step discharged to ,
, and 0. The durations of the gating pulses applied at ,
and are determined by ,
and , respectively. and
are kept on until is completely discharged. Then,
is turned off and is turned on to enable freewheeling the
inductive load current.
The operations of Mode 5, Mode 6, Mode 7, and Mode 8 are
very similar to those of Mode 1, Mode 2, Mode 3, and Mode
4, respectively, except that and are turned on to reverse
the polarity of .
Additionally, current or power control can be realized by em-
ploying current feedback control which online compares the
output current and reference current, hence adjusting the pulse
durations. Namely, if the output current is higher than the refer-
ence, the pulse durations for the buck modes will be narrowed
whereas those for the boost mode will be widened; and vice
versa. Such adjustment of pulse durations needs to work with
the criterion to be discussed in next section so that the desired
waveform of can be achieved.
III. DESIGN AND ANALYSIS
A. Design Procedure
One key feature of the proposed SCBM inverter is the voltage
boosting capability. Different from the CMM and CBSCM in-
verters in which the number of output levels and the peak output
voltage are mutually coupled, the SCBM inverter takes the def-
inite advantage that these two factors are decoupled so that the
number of capacitors depends only on the stipulated value of
output voltage. Thus, the voltage gain of the proposed inverter
is simply equal to the number of capacitors as given by
(1)
Throughout the operation, each capacitor is step-by-step
charged and then discharged so as to achieve voltage steps per
capacitor. For different modes of operation, the output voltage
can be expressed as
(2)
where . In order to minimize the harmonic
distortion, this output voltage should be close to a sinusoidal
waveform as given by
(3)
For the proposed 13-level SCBM inverter using two capaci-
tors, and are selected. Thus, the switching in-
stants for the positive cycle are denoted as .
By using (2), the corresponding output voltage is given by
(4)
By substituting (4) into (3), the values of for the positive
cycle can be determined. Similarly, the switching instants for
the negative cycle can readily be determined.
During the positive cycle, a series of pulses are applied to
charge and then . Taking and as the inductance and
equivalent series resistance of the inductor, respectively, and
as the capacitance of each capacitor, it yields
(5)
where is the instantaneous charging current. Since the partial
charging stage operates in the discontinuous conduction mode,
the inductor current is always zero at the beginning of each
charging interval. Thus, by solving (5) with as the initial
capacitor voltage, the subsequent capacitor voltage can be
obtained as
(6)
where the constants and are given by
(7)
Hence, by using (4) and (6), the durations to can be
determined. Similarly, by further substituting into (6),
the durations to can be obtained.
B. Fourier Analysis
The harmonic contents of the output voltage can be deter-
mined by using Fourier series
(8)
Since is an odd function, and is given by
(9)
By substituting (2) into (9), can be expressed as
(10)
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Fig. 4. THD versus levels of partial charging and number of capacitors.
Apart from assessing the whole harmonic spectrum, a com-
monly used parameter for assessing the harmonic distortion is
the total harmonic distortion (THD). The THD of a voltage
waveform is defined as
(11)
where and are the fundamental and -th harmonic voltage
components, respectively. Since , (11) can be
rewritten as
(12)
By using (10) and (12), the THD can be numerically ex-
pressed in terms of and . The relationship is plotted in
Fig. 4. Hence, the designer can easily assess whether the newly
designed SCBM inverter complies with the stipulated THD
value. For the proposed inverter with and , the
estimated THD is 6.97%.
IV. RESULTS
A. PSPICE Simulation
As shown in Fig. 1, the proposed 13-level SCBM inverter
is designed with , , ,
, and . The output voltage
frequency is set at 50 Hz. The whole inverter circuit is practi-
cally simulated by using PSPICE. The simulated waveforms of
, , , , and are shown in Fig. 5. As expected,
the output voltage closely follows a sinusoidal waveform. By
integrating the products of and as well as and
with respect to time, the energy losses of and for a com-
plete charging and discharging cycle are only 0.063 and 0.086
J, respectively. These losses can significantly be reduced by
using recently available ultracapacitors which offer much lower
equivalent series resistance (ESR) than those electrolytic capac-
itors. Also, such losses can further be reduced by using larger
to decrease the amplitudes of and .
Fig. 5. PSPICE-simulated waveforms.
Fig. 6. Measured waveforms.
B. Experimental Verification
Based on the design for PSPICE simulation and the use of
MOSFET IRF540 as power switches and MUR10100 as power
diodes, the proposed inverter is prototyped. At the rated output
power of 40 W, the waveforms of , , and are mea-
sured as shown in Fig. 6. It can be seen that the measured wave-
forms well agree with the simulated ones shown in Fig. 5. Those
slight discrepancies are mainly due to the manufacturing toler-
ance of power switches, diodes and capacitors.
It should be noted that the load is purposely selected as purely
resistive so as to illustrate that the proposed inverter operation
does not reply on load inductance. Actually, the load can be
Authorized licensed use limited to: The University of Hong Kong. Downloaded on June 4, 2009 at 23:02 from IEEE Xplore.  Restrictions apply.
CHAN AND CHAU: A NEW SWITCHED-CAPACITOR BOOST-MULTILEVEL INVERTER USING PARTIAL CHARGING 1149
Fig. 7. Measured output voltage spectrum.
TABLE II
HARMONIC CONTENTS
partially inductive or capacitive, which will certainly provide
a more sinusoidal load current.
The harmonic contents of are directly measured by using
the Fluke 43B power quality analyzer. The measured voltage
spectrum is shown in Fig. 7, and the corresponding magnitudes
of the first 15 harmonics are listed in Table II. Without using any
filter or inductor at the output terminals, the measured THD of
is found to be 6.3%, which well agrees with the theoretical
value estimated by (12).
In order to assess the harmonic distortion of the proposed
inverter, the output resistor is varied to change the output power
from no-load to full-load (40 W). Fig. 8 shows the variation of
THD with respect to p.u. output power. It indicates that the THD
changes from 5.5% at no-load to 6.3% at full-load, hence the
increase of THD due to the loading effect is only 0.8%.
Fig. 8. Measured output voltage THD versus output power.
V. CONCLUSION
A new 13-level SCBM inverter has been proposed and imple-
mented. The key is to utilize partial charging in such a way that
multiple voltage steps per capacitor can be realized. The distinc-
tive merit of the proposed inverter is that it can flexibly increase
the number of output levels without requiring additional capac-
itors and the associated switches and diodes. Therefore, for a
given limit of THD, the SCBM inverter can offer the minimum
hardware count and hence minimum production cost.
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